|
|
int | use_dc |
| | flag, whether to use dc
|
| |
|
int | next |
| | marker for next dc slave
|
| |
|
int | prev |
| | marker for previous dc slave
|
| |
|
osal_uint8_t | available_ports |
| | available ports for dc config
|
| |
|
osal_uint32_t | receive_times [4] |
| | latched port receive times
|
| |
|
osal_int32_t | t_delay_childs |
| |
|
osal_int32_t | t_delay_with_childs |
| |
|
osal_int32_t | t_delay_slave |
| |
|
osal_int32_t | t_delay_parent_previous |
| |
|
int | activation_reg |
| | DC Sync Activation Register (0x981). 0x3 = Sync0, 0x5 = Sync1, 0x7 = Sync01.
|
| |
|
osal_uint32_t | cycle_time_0 |
| | cycle time of sync 0 [ns]
|
| |
|
osal_uint32_t | cycle_time_1 |
| | cycle time of sync 1 [ns]
|
| |
|
osal_int32_t | cycle_shift |
| | cycle shift time [ns]
|
| |
The documentation for this struct was generated from the following file:
1.9.8